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Our focus in this study is on characterizing the capacitance voltage (C-V) behavior of Bernal stacking bilayer graphene (BG) and tri-
layer graphene (TG) as the channel of FETdevices.The analyticalmodels of quantum capacitance (QC) of BG andTGare presented.
Although QC is smaller than the classic capacitance in conventional devices, its contribution to the total metal oxide semicon-
ductor capacitor in graphene-based FETdevices becomes significant in the nanoscale. Our calculation shows thatQC increaseswith
gate voltage in bothBGandTGanddecreaseswith temperaturewith somefluctuations.However, in bilayer graphene the fluctuation
is higher due to its tunable band structure with external electric fields. In similar temperature and size, QC in metal oxide BG is
higher thanmetal oxide TG configuration.Moreover, in both BG and TG, total capacitance ismore affected by classic capacitance as
the distance between gate electrode and channel increases. However, QC is more dominant when the channel becomes thinner into
the nanoscale, and therefore wemostly deal with quantum capacitance in top gate in contrast with bottom gate that the classic capa-
citance is dominant.
1. Introduction
As the fundamentalminiaturization limits of integratedmetal
oxide (MOS) processes are being approached, the conven-
tional path of scaling integrated processes, obeying Moore’s
law and correspondingly leading to smaller gate lengths and
oxide thicknesses, is no longer meeting the performance and
power consumption requirements [1]. Robert Dennard’s scal-
ing theory, published almost four decades ago, summarized
how transistor and corresponding circuit parameter change
when these are being scaled under ideal conditions, where𝐾
is the unitless scaling constant [2, 3]. Amongst these circuit
parameters, reducing the thickness of the gate oxide has been
a key contributor to scaling improvements. The resulting
oxide capacitance between the gate electrode and the inverted
channel is given by [4]: 𝐶ox = 𝜀ox𝑊𝐿/𝑡ox, where 𝑊 is the
effective width, 𝐿 is the effective length, 𝑡ox is the thickness of
the gate oxide, and 𝜀ox is the permittivity of the gate insulator.
The importance of a high oxide capacitance is illustrated by
means of the drain current to gate-source voltage square law
relationship for a MOS transistor biased in saturation, name-
ly, [5]; 𝐼𝑑 = 𝜇𝐶ox𝑊(𝑉gs − 𝑉𝑡)
2
/2𝐿 illustrates that increasing
the oxide capacitance increases the transistor drain current
for a given overdrive voltage.
Dennard’s scaling theory predicted a scaling of 𝐾 in the
gate oxide capacitance between each process node, explained
by the fact that𝑊,𝐿, and 𝑡ox scale with𝐾. Current integrated
technologies use oxide thicknesses which are a few atomic
layers thick, and as a result, they do not follow Dennard’s
theory regarding transistor density, performance, and power
consumption. New materials, processes, and device architec-
tures are continuously being researched so as to overcome
current technological barriers. As an example, Intel’s 65 nm
process node transistors use a silicon dioxide with a thickness
of 1.2 nm [6]; Intel’s 22 nm process features a high-𝐾 and
metal gate technology and manages to reduce the gate oxide
thickness to 0.9 nm [7]. In future semiconductor technology,
thinner material with a higher dielectric constant is expected
to be used as gate insulators in MOS structures [8]. However,
the gate capacitance of aMOS structurewith a finite density of
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states cannot be described properly by the oxide capacitance
alone [9]. In nanoscale devices with strongly coupled gates,
the quantum capacitance (QC) as high as hundreds of atto-
farads could be obtained due to a low density of states in the
channel [10]. For these two reasons studying the quantum
capacitance in new materials for future electronic devices
is very important particularly when it becomes a dominant
source of capacitance.
Graphene is a two-dimensional (2D) honeycomb lattice
of an atomic layer of carbon. Exciting electronic, thermal, and
photoelectronic properties of graphene as a two dimensional
electron gas (2DEG) has attracted a huge scientific interest
in recent years. After the discovery of graphene [11] the stud-
ies on electronic properties of this material are dramatically
increased and some studies tuned toward the characterizing
the multilayer of this material. Further investigation on
bilayer and trilayer graphene shows that each of these materi-
als shows different behavior rather than monolayer graphene
[12, 13]. Linear band structure in monolayer graphene
changes to quadratic with tunable gap in Bernal bilayer gra-
phene (BG) and tunable band overlap in trilayer graphene
(TG). This leads to different electronic structure in mono-,
bi- and trilayer graphene.
Graphene has an extraordinarymobility (200 times high-
er than in silicon), amazing current-handling capability (ten
times higher than copper), very high thermal conductivity,
and a long mean free path [14]. Graphene could be stacked in
different forms but the only stable structure of BG is in Bernal
orAB stacking structure. In addition, TG could be realized in
two different forms:ABA (Bernal) andABC [15, 16].The com-
mon hexagonal structure found in graphite is Bernal stacking
(ABA) [17]. From a geometrical point of view, AB BG and
ABA TG have the same stacking configuration. Although the
only geometrical difference between those is an additional
graphene layer in TG, the effect of this additional layer in
quantum capacitance of the systemmight be interesting point
which has not been explored yet. Figure 1 demonstrates
the Bernal stacking structure of BG (Figure 1(a)) and TG
(Figure 1(b)) which come in to our focus through this paper.
The quantum capacitance of epitaxial and exfoliated
single-layer graphene as well as nanoribbon has been inves-
tigated from both theoretical and experimental perspectives.
Recently, Xu, et al. reported a mathematical description for
monolayer grapheneQCwhich is in good agreement with the
experiment [18]. A V-shape dependence of QC versus gate
voltage in monolayer graphene was observed [8, 10, 19–25].
However, fluctuation in QC of single layer graphene nanorib-
bon with van Hove singularities has been reported which is
due to a gap in its band structure [26–30]. Also experiments
show that multilayer graphene nanoribbons exhibit larger
capacitance than their few-layer and single-layer graphene
[31, 32]. To the best of our knowledge from the body of the
literature, theoretical QC in bilayer and trilayer graphene has
not been investigated yet.
Here, we present the mathematical model of capacitance
where intrinsic AB bilayer graphene or ABA Trilayer gra-
phene is used as channel of FET devices in low energy regime
with respect to classical (electrostatic) and quantum aspects.
Their behavior under different gate voltage as well as
temperature dependence will be studied. We show that
although there is not the experimental evidence reported in
the body of literature for C-V characteristic of BG and TG,
thismodel shows good agreement with a reportedDFT simu-
lation for BG [33]. In addition, the behavior of quantum capa-
citance in BG and TG will be compared and discussed, and
finally the effect of the distance between the center of the
channel and the gate electrodes (top and bottom) on total
capacitance will be argued.
2. Band Structure
The starting point for understanding the electronic structure
of bilayer and trilayer graphene is obtaining their band struc-
ture. The gap between the valence and conduction bands can
be varied by external perpendicular electric field in BGs
though it varies the overlap between the valence and con-
duction bands in TGs [34]. The spectra of full tight-binding
Hamiltonian of Bernal stacked BGs and TGs [35–38] give
their electronic structure. In the absence of an electric field,
the band structure ofABA TG is a combination of monolayer
and bilayer graphene band structures. Using perturbation
theory [39], (1) and (2) represent the band structures (𝐸-𝑘
relation) of the BGs [35] and TGs [36], respectively, in the
presence of applied external perpendicular electric field:
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⊥BG, 𝛼TG = √2ΔV𝐹/
𝑡⊥TG, and 𝛽TG = √2V
3
𝐹
/Δ𝑡⊥TG in which the upper layer and
lower layers are at potential ±Δ = 𝑞V
𝑔
/2 and the middle layer
in TG is at zero potential. The Fermi velocity is V𝐹 = √3 𝛾0𝑎/
2ℎ ≅ 10
6m/s [38], where hopping between 𝜋 orbitals located
at nearest neighbor atoms is 𝛾0 (≈ 3.1 eV) [40]. In addition,
the interlayer hopping energy values for BGs and TGs are
𝑡⊥BG ≈ 0.39 eV and 𝑡⊥TG ≈ 0.44 eV, respectively [41].
3. Capacitance Model
One way to determine device performance is measuring I-V
(current-voltage) and C-V (capacitance-voltage) characteris-
tics which would be helpful to understand fundamental elec-
tronic properties of the devices such as density of states
(DOS), band energy, mobility, and conductance and that is
why the capacitance is an important parameter [42]. In con-
ventional MOSFETs, we usually deal with only the classic
capacitance. However, device miniaturization to nanoscale
has started tomake QC comparable with electrostatic capaci-
tance in channel. For instance, in carbon nanotube both clas-
sic and quantum capacitances are in the range of 1–10 pF/cm
[43, 44]. Figure 1 shows the approximate circuited represen-
tation of a MOS capacitor including classic and quantum
capacitors.
Electrostatic capacitance (𝐶ox= 2𝐶in) per unit area is pro-
portional to the effective dielectric constant (𝜀) divided by

























Figure 1: Configuration of (a) AB (Bernal) BG with 𝐴1 𝐵1 𝐴2 𝐵2 unit cell and in plain hopping (𝛾0 = 3.14 eV) and interlayer hopping (𝛾1 =
0.35 eV); (b) ABA (Bernal) TG with 𝐴1 𝐵1 𝐴2 𝐵2 𝐴3 𝐵3 unit cell and interlayer hopping (𝛾1 = 0.44 eV).
distance between two plates (𝑑) as 𝐶in = 𝜀/𝑑. The channel
capacitance can be expressed by the series combination of
classic and QC (Figure 2) as𝐶 = 𝐶ox𝐶𝑞(𝐶ox + 𝐶𝑞)
−1 [45]. For
a double gate BGFET or TGFET with 285 nm SiO2 insulator
region where 𝜀 = 4 [46], electrostatic capacitance could be
easily obtained.
Carrier concentration in a band is achieved by integrat-
ing the Fermi-Dirac distribution function over energy band
as 𝑛 = ∫𝐷(𝐸)𝑓𝐹(𝐸)𝑑𝐸,where𝐷(𝐸) and𝑓𝐹(𝐸) = (1+exp((𝐸−
𝐸𝐹)/𝑘𝐵𝑇))
−1 are available energy states (density of states) and
Fermi-Dirac distribution function, respectively. Derivatives
𝑘 over the energy 𝐷(𝐸) = 2𝜋𝑘𝑑𝑘/𝑑𝐸 with respect to 𝐸-𝑘
relation of Bernal BG and TG (1) and (2) indicate the density
of states as𝐷BG(𝐸) = 2𝜋(4𝛽BG𝑘
2
− 2𝛼BG)
−1 for Bernal stack-
ing BG and𝐷TG(𝐸) = 2𝜋𝑘(𝛼TG− 3𝛽TG𝑘
2
)
−1 for Bernal stack-
ing TG. Employing the quadratic and Cardano’s solutions for
quadratic and cubic equations [47], the momentum (𝑘) can
be obtained from 𝐸-𝑘 relations of both Bernal stacking BG
and TG. Averaged density of states over a few 𝑘𝐵𝑇 around
Fermi level indicates the quantum capacitance (𝐶𝑞(𝐸) =
𝑞
2
∫𝑑𝐸𝐷(𝐸)𝐹𝑇(𝐸)), where (𝐹𝑇(𝐸) = 𝑑𝑓(𝐸)/𝑑𝐸) is a thermal
broadening function [45]. Therefore, by substituting 𝐷BG(𝐸)
and 𝐷TG(𝐸) into the QC mathematical expression (𝐶𝑞(𝐸)),
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where 𝐴 = −𝛼BG/2𝛽BG, 𝐵 = 0.5√𝐴2/4 − 4(𝐸 − Δ)/𝛽𝐵𝐺, 𝐶 =




ing the variables as 𝑥 = (𝐸 − Δ)/𝑘𝐵𝑇 and 𝜂 = (𝐸𝐹 − Δ)/𝑘𝐵𝑇,
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where 𝐴 = −𝛼BG/2𝛽BG, 𝐵
󸀠
= 0.5√𝐴2/4 − 4(𝑥𝑘𝐵𝑇)/𝛽BG,
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+ ((𝑥𝑘𝐵𝑇 + Δ)/2𝛽TG)
2. Equations (5)
and (6) express QC in AB BG and ABA TG where they are
used as channels in FET devices.
Recently, experimental work has been done to determine
QC in TG-metal Schottky contact [48] as well as a DFT-
based simulation to determine QC on Bernal BG [33]. QC is
expected to be increased by gate voltage with some fluctu-
ation. Fiori and Iannaccone showed by DFT-based simula-
tion calculation that QC is increased by gate voltage







Figure 2: Circuited representation of metal oxide bi-/trilayer gra-
phene capacitor.
([−0.15 0.15] V) around Fermi level in Bernal BGFET which
our analytical model shows good agreement with as well.
However, they reported in a low range of gate voltage. Here
not only we present the analytical model of a BG QC, which
not considered yet; to the best of our knowledge, there is no
detailed work (theoretical or experimental) reported in the
existing body of literature on Bernal TG quantum capaci-
tance. It is apparent that the presented single band approx-
imation model applicable for a proper range of the gate vol-
tages. However, for very high gate voltages, a modified model
which takes the multiband effect [37] into account is needed.
Our calculation result shows that around the neutrality
point (Fermi level which is set to zero here) QC is increased
for both BG and TG as shown in Figure 3. Figure 3(a) shows
QCof BG in different temperatures. Fluctuations in the graph
could be explained by the behavior of the density of states ver-
sus electric field as quantum capacitance is proportional to
density of states. In addition, minimum QC decreases with
increasing temperature. However, QC increases with higher
rate in lower temperatures and that is why although QC is
lower around neutrality point for higher temperature, the
graph predicts higher peaks in lower temperature for similar
gate voltages as shown in Figure 3(a). As demonstrated in
Figure 3(b), QC of TG is increased by gate voltage with
smoother fluctuation rather than BG. Here also temperature
decreases QC. However, temperature much affects BG rather
than TG in neutrality point as shown in Figures 3(a) and 3(b).
Figure 3(c) shows QC of BG and TG versus gate voltage in
similar temperature (𝑇 = 50K). Comparing QC on BG and
TG, it is apparent thatQC in BG is higher thanTG specifically
at the neutrality point which is more dominant in transport.
In the case of biased bilayer graphene, a band gap opens and
QC similar to the density of states exhibits vanHove singular-
ities. But in TG where it is semimetal, the gap does not exist
and then we expect to observe gate voltage QC dependence
without fluctuation.
Figure 4 shows the comparison between classic and quan-
tum capacitances in BG and TG as well as effect of the gating
region size in total capacitance. Figures 4(a) and 4(b) show
the quantum and classic capacitance of BG and TG in two
different temperatures (𝑇 = 10, 50K) in a device with 𝑑 =
285 nm and SiO2 dielectric.With this condition where classic
capacitance is higher than QC, the contribution of the QC
in total capacitance is higher. Meaning that for a device with
similar size, the effect of the QC should be considered. More-
over, comparing Figures 4(a) and 4(b) reveals that although
the classic capacitance contribution in total capacitance is







































Figure 3: Quantum capacitance versus gate voltage around Fermi
energy (a) in AB bilayer graphene in different temperature based on
(4), (b) in ABA trilayer graphene in different temperatures based on
(5), and (c) comparison between Bernal AB and TG in 𝑇 = 50K.
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Figure 4: Total (dark and light green solid lines), quantum (dark and light blue dashed lines), and classic (purple dashed lines) capacitances














Figure 5: Total, quantum, and classic capacitances in BG and TG at
room temperature.
capacitance is higher in lower temperature. We generate
Figures 4(c) and 4(d) with the same device (SiO2 dielectric)
butwith higher𝑑 (𝑑 = 28.5 𝜇minFigure 4(c) and𝑑 = 285 𝜇m
inFigure 4(d)). It is apparent that the total capacitance ismore
affected by classic capacitance in Figure 4(c), and its con-
tribution becomes major where we increase 𝑑 as shown in
Figure 4(d). This is important since we usually have higher
dielectric in bottom gate rather than upper gate in double gate
devices. Therefore, we could conclude that in upper gate the
QC leads the total capacitance rather than bottom gate where
classic capacitance is dominant for BGFET and TGFET.
Figure 5 shows total, quantum, and classic capacitances
in BG and TG at room temperature. Figure 5 clearly confirms
that for the channels with 𝑑 (distance between two plates) less
than about 200 nm, classical capacitance does not affect total
capacitance in both BG and TG. However, classical capac-
itance becomes dominant for greater 𝑑. Advances in chip
fabrication technology which yields capability of fabricating
nanoscale devices would reach very small devices, which
would induce thinner top gate oxide in FET structures. As
shown in Figure 5, device fabrication should be concerned
about only quantum capacitance for very thin (less than
100 nm) gate oxide devices. This research could be continued
in the different directions such as studying the second stable
stacking of TG (ABC) and comparing with current ABA TG
QC model, looking at higher energy regime and studying
unclean structures such as doped or defected channels.
4. Conclusion
Each of BG and TG when applied as channel in FET devices
shows different behavior compared to each other and
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monolayer graphene. Rather than a linear band structure
as observed in monolayer graphene, the band gap could be
tuned in BG and band overlap could be varied in TG. These
differences lead us to expect different behavior of thesemater-
ials. Measuring the QC in the MOS configuration, has been
a question for years. Although there is not any experimental
result reporting QC in BG and TG, a method has recently
been proposed to measure this in monolayer graphene which
shows V-shape relation with gate voltage. In this study, our
focus was on characterizing the capacitance voltage behavior
of Bernal stacking BG and TG from theoretical point of
view. Analytical quantum capacitance model of BG and TG
was presented in low energy limit. Although the quantum
capacitance is not considerable in conventional devices, our
result clearly shows that it is dominant in BG- and TG-based
devices specifically when the dielectric thickness is in nano-
meter range. Our calculation shows that quantum capaci-
tances in both BG and TG increase with gate voltage and
decrease with temperature with some fluctuation. However,
in bilayer graphene the fluctuation is higher due to its band
structure. In similar condition, the quantum capacitance in
BG metal oxide is higher than TG metal oxide. Moreover,
higher distance between gate electrode and channel leads
total capacitance in both BG and TG to be more affected by
classic capacitance.On the contrary, the quantumcapacitance
becomes dominant where the dielectric thickness is lower,
for example, top gate. However, the experimental observation
of the quantum capacitance in BG and TG needs to be
addressed.
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